'Client's ref.: NanYa92061/ File: 0548-10293US/final/Peggy/Kevin

What is claimed is:

| 1 | 1. A method of fabricating a trench device |
|----|---|
| 2 | structure with a single-side buried strap, comprising the |
| 3 | steps of: |
| 4 | providing a semiconductor substrate having a deep |
| 5 | trench therein; |
| 6 | forming a buried trench capacitor in a lower portion |
| 7 | of the deep trench; |
| 8 | forming a collar insulating layer lining an upper |
| 9 | portion of the deep trench |
| 10 | forming a first conductive layer overlying the |
| 11 | buried trench capacitor in the trench and |
| 12 | surrounded by and lower than the collar |
| 13 | insulating layer by a predetermined height; |
| 14 | removing a portion of the collar insulating layer |
| 15 | from the deep trench to expose a portion of the |
| 16 | semiconductor substrate; |
| 17 | forming a second conductive layer overlying the |
| 18 | first conductive layer in the deep trench, |
| 19 | wherein the second conductive layer is lower |
| 20 | than the surface of the semiconductor |
| 21 | substrate; and |
| 22 | forming the single-side buried strap region in the |
| 23 | semiconductor substrate directly contacting the |
| 24 | second conductive layer without isolation by |
| 25 | the collar insulating layer. |
| 1 | 2. The method as claimed in claim 1, removal of |
| 2 | the portion of the collar insulating layer from the |

sidewall of the deep trench further comprising:

'Client's ref.: NanYa92061/
File: 0548-10293US/final/Peggy/Kevin

sequentially forming a conformal lining layer and an 4 5 undoped polysilicon or amorphous silicon layer 6 on the surface of the semiconductor substrate 7 and inner surface of the deep trench above the second conductive layer; 8 performing a tilt ion implantation on the undoped 9 polysilicon or amorphous silicon layer, wherein 10 portion of the undoped polysilicon 11 12 amorphous silicon layer in the deep trench is 13 not implanted; 14 selectively wet etching the undoped polysilicon or 15 amorphous silicon layer, thereby exposing the 16 underlying lining layer; 17 sequentially etching the exposed lining layer and 18 the contiguous collar insulating layer to 19 expose a portion of the semiconductor substrate 20 using the doped polysilicon or amorphous 21 silicon layer as a mask; and 22 removal of the remaining lining layer and the doped 23 polysilicon or amorphous silicon layer. 1 The method as claimed in claim 2, wherein the 2 lining layer is composed of silicon nitride. 1 4. The method as claimed in claim 3, wherein the

4. The method as claimed in claim 3, wherein the thickness of the silicon nitride is approximately 100Å.

2

1

2

3

4

5. The method as claimed in claim 3, wherein the undoped polysilicon or amorphous silicon layer and the silicon nitride lining layer are formed by low pressure chemical vapor deposition (LPCVD).

2

3

6

7

8

1

2

3

- 1 6. The method as claimed in claim 2, wherein the 2 thickness of the undoped polysilicon or amorphous silicon 3 layer is between 50 and 100Å.
- 7. The method as claimed in claim 2, wherein the dopant of the tilt ion implantation is BF₂ or B.
- 1 8. The method as claimed in claim 7, wherein the 2 tilt angle of the ion implantation is 7° to 15°.
- 9. The method as claimed in claim 7, wherein the etching solution of the selectively wet etching is low concentration ammonia solution.
 - 10. The method as claimed in claim 2, removal of the remaining lining layer and the doped polysilicon or amorphous silicon layer further comprising:
- oxidation of the remaining doped polysilicon or amorphous silicon layer; and
 - sequential removal of the oxidized polysilicon or amorphous silicon layer and the underlying lining layer.
 - 11. The method as claimed in claim 1, wherein the collar insulating layer is composed of tetra ethyle ortho silicate (TEOS) formed by chemical vapor deposition (CVD).
- 1 12. The method as claimed in claim 11, wherein the thickness of the collar insulating layer is from 200 to 300Å.

'Client's ref.: NanYa92061/ File: 0548-10293US/final/Peggy/Kevin

21

1 13. The method as claimed in claim 1, wherein the 2 first and second conductive layers are composed of doped polysilicon. 3 The method as claimed in claim 13, wherein the 1 2 buried strap region in the semiconductor substrate is formed by a thermal treatment. 3 1 15. Α method of fabricating a trench device 2 structure with a single-side buried strap, comprising the 3 steps of: 4 providing a semiconductor substrate having a pad 5 layer thereon and a deep trench therein; 6 forming a buried trench capacitor in a lower portion 7 of the deep trench; forming a collar insulating layer lining an upper 8 9 portion of the deep trench 10 forming a first conductive layer overlying the 11 buried trench capacitor in the trench and 12 surrounded by and lower than the collar 13 insulating layer by a predetermined height; 14 sequentially forming a conformal lining layer and an undoped polysilicon or amorphous silicon layer 15 16 on the surface of the pad layer and inner 17 surface of the deep trench above the first 18 conductive layer; 19 performing a tilt ion implantation on the undoped 20 polysilicon or amorphous silicon layer, wherein

the undoped polysilicon or

a portion of

- 22 amorphous silicon layer in the deep trench is 23 not implanted; selectively wet etching the undoped polysilicon or 24 25 amorphous silicon layer, thereby exposing the 26 underlying lining layer; 27 sequentially etching the exposed lining layer and 28 the contiguous collar insulating layer to 29 expose a portion of the semiconductor substrate 30 the doped polysilicon or amorphous 31 silicon layer as a mask; 32 removal of the remaining lining layer and the doped polysilicon or amorphous silicon layer; 33 34 forming a second conductive layer overlying the 35 first conductive layer in the deep trench, 36 wherein the second conductive layer is lower 37 than the surface of the semiconductor substrate; and 38 39 performing a thermal treatment to form a buried 40 strap region on the semiconductor substrate 41 directly contacting the second conductive layer 42 without isolation by the collar insulating 43 layer. 1 16. The method as claimed in claim 15, wherein the 2 lining layer is composed of silicon nitride. 1 The method as claimed in claim 16, wherein the thickness of the silicon nitride is approximately 100Å. 2
 - 18. The method as claimed in claim 16, wherein the undoped polysilicon or amorphous silicon layer and the

2

3

3

4

5

6

7

8

9

10

11

12

13

14

- silicon nitride lining layer are formed by low pressure chemical vapor deposition (LPCVD).
- 1 19. The method as claimed in claim 15, wherein the thickness of the undoped polysilicon or amorphous silicon layer is between 50 and 100Å.
- 20. The method as claimed in claim 15, wherein dopant of the tilt ion implantation is BF₂ or B.
- 1 21. The method as claimed in claim 20, wherein the 2 tilt angle of the ion implantation is 7° to 15°.
 - 22. The method as claimed in claim 20, wherein the etching solution of the selectively wet etching is low concentration ammonia solution.
- 23. A trench device structure with a single-side buried strap, comprising:
 - a semiconductor substrate with a deep trench
 therein;
 - a deep trench capacitor disposed on the lower portion of the deep trench;
 - a first and second conductive layer sequentially
 disposed on the deep trench capacitor in the
 deep trench;
 - a collar insulating layer lining on the upper portion of the deep trench to isolate the entire first conductive layer and a portion of the second conductive layer from the substrate, wherein the un-isolated second conductive layer directly contacts the substrate; and

2

3

1

2

3

4

1

- a buried strap region disposed in the semiconductor

 substrate directly contacting the second

 conductive layer to form the single-side buried

 strap.
 - 24. The structure as claimed in claim 23, wherein the collar insulating layer is composed of tetra ethyle ortho silicate (TEOS).
 - 25. The structure as claimed in claim 24, wherein the thickness of the collar insulating layer is from 200 to 300Å.
 - 26. The structure as claimed in claim 23, wherein the first and second conductive layers are composed of doped polysilicon.
 - 27. The structure as claimed in claim 23, wherein the semiconductor substrate is a silicon-based substrate and the buried strap region in the semiconductor substrate is a doped polysilicon region.
 - 28. The structure as claimed in claim 23, wherein the deep trench capacitor further comprises:
- a polysilicon layer substantially filling the lower portion of the deep trench;
- 5 an ion diffusion region disposed in the 6 semiconductor substrate, surrounding the 7 polysilicon layer; and
- a dielectric layer disposed in the lower sidewall of
 the deep trench, interposed between the
 polysilicon layer and the ion diffusion region.